

Sample &

Buv



SN65DP159, SN75DP159

SLLSEJ2 - JULY 2015

# SNx5DP159 6 Gbps DP++ to HDMI Retimer

Technical

Documents

#### Features 1

- DisplayPort<sup>™</sup> Physical Layer Input Port to TMDS Physical Layer Output Port Supporting up to 6-Gbps Data Rates
- Support DisplayPort Dual-Mode Standard Version 1.1
- Support HDMI2.0a Transmitter Electrical Parameters up to 6-Gbps
- Supports Type 2 I<sup>2</sup>C-over-AUX to DDC Bridge
- Integrated TMDS Level Translator and CDR
- Adaptive Receiver Equalizer and Programmable Fixed Equalizer
- Selectable De-Emphasis
- Low Power Typical Consumption
  - 350 mW at 6-Gbps Retimer
  - 60 mW at Standby State
  - 10 mW at Shutdown State
- Integrated DVI and HDMI Identification Recognition Dual Mode DP Type 2 Capability
- Active I<sup>2</sup>C[4] Buffer
- Input Swap on Main Lanes
- I<sup>2</sup>C[4] and Pin-Strap Programmable
- Industrial Temperature Range: -40 to 85°C (SN65DP159)
- Extended Commercial Temperature Range: 0 to 85°C (SN75DP159)
- 40-Pin 0.4-mm Pitch, 5-mm × 5-mm WQFN
- 48-Pin 0.5-mm Pitch, 7-mm × 7-mm VQFN

#### Applications 2

- Personal Computer Market
- Next Generation Adaptor Dongles
- Desktop PC
- Notebook PC Market
- **Docking Station**
- HDTV
- Standalone Video Card
- Tablet

#### **DP159 Mother Board Application Structure**

## 3 Description

Tools &

Software

The SNx5DP159 device is a dual mode<sup>[1]</sup> DisplayPort to transition-minimized differential signal (TMDS) retimer supporting digital video interface (DVI) 1.0 and high-definition multimedia interface (HDMI) 1.4b and 2.0 output signals. The SNx5DP159 device supports the dual mode standard version 1.1 type 1 and type 2 through the DDC link or AUX channel. The SNx5DP159 device supports data rate up to 6 Gbps per data lane to support Ultra HD (4K × 2K / 60 Hz) 8-bits per color high-resolution video and HDTV with 16-bit color depth at 1080p (1920 × 1080 / 60 Hz). The SNx5DP159 device can automatically configure itself as a re-driver at data rates <1 Gbps, or as a retimer at more than this data rate. This feature can be turned off through  $I^2C[4]$  programming.

Support &

Community

**.**...

integrity, the For signal SNx5DP159 device several features. implements The SNx5DP159 receiver supports both adaptive and fixed equalization to clean up inter-symbol interference (ISI) jitter or loss from the bandwidth-limited board traces or cables. When working as a retimer, the embedded clock data recovery (CDR) cleans up the input high frequency and random jitter from video source. The transmitter provides several features for passing compliance and reducing system-level design issues like pre-emphasis, which compensates for the attenuation when driving long cables or highloss board traces. The SNx5DP159 device also includes TMDS output amplitude adjust using an external resistor on the Vsadj pin, source termination selection, and output slew rate control. Device operation and configuration can be programmed by pin strapping or  $I^2C[4]$ .

The SNx5DP159 device implements several methods for power management and active power reduction.

#### Device Information<sup>(1)</sup>

-							
PART NUMBER	PACKAGE	BODY SIZE (NOM)					
SN65DP159	VQFN (48)	7.00 mm × 7.00 mm					
SN75DP159	WQFN (40)	5.00 mm × 5.00 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **DP159 Dongle Application Structure** DP1x9 GPU GPU O DP++ Dongle Monitor HDMI/DVI **Dual Mode DisplayPort**



## **Table of Contents**

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Des	cription (continued) 3
6	Pin	Configuration and Functions
7		cifications
	7.1	Absolute Maximum Ratings 7
	7.2	ESD Ratings7
	7.3	Recommended Operating Conditions 8
	7.4	Thermal Information9
	7.5	Power Supply Electrical Characteristics 10
	7.6	Differential Input Electrical Characteristics 11
	7.7	HDMI and DVI TMDS Output Electrical
	7.0	Characteristics
	7.8	AUX, DDC, and I <sup>2</sup> C Electrical Characteristics 13
	7.9	HPD Electrical Characteristics 13
	7.10	
	7.11	Characteristics
	1.11	Package)
	7.12	<b>C</b> ,
	7.13	DDC and I <sup>2</sup> C Switching Characteristics
	7.14	Parameter Measurement Information 17
	7.15	Typical Characteristics 24

8	Deta	iled Description	. 25
	8.1	Overview	. 25
	8.2	Functional Block Diagram	25
	8.3	Feature Description	. 26
	8.4	Device Functional Modes	32
	8.5	Register Maps	. 33
9	App	lication and Implementation	. 42
	9.1	Application Information	. 42
	9.2	Typical Application	. 46
	9.3	System Example	. 48
10	Pow	ver Supply Recommendations	. 49
		Power Management	
11	Lay	out	. 50
	11.1	Layout Guidelines	. 50
	11.2	Layout Examples	. 51
	11.3	Thermal Considerations	52
12	Dev	ice and Documentation Support	. 53
	12.1	Related Links	
	12.2	Documentation Support	53
	12.3	Community Resources	53
	12.4	Trademarks	. 53
	12.5	Electrostatic Discharge Caution	. 53
	12.6	Glossary	. 53
13	Mec	hanical, Packaging, and Orderable	
		rmation	. 54

# 4 Revision History

Date	Revision	Notes
July 2015	*	Initial Release




### **5** Description (continued)

The SNx5DP159 receiver uses several methods to determine whether the application supports HDMI1.4b[2] or HDMI2.0[3] data rates. The SNx5DP159 receiver comes in two packages; 40-pin RSB supporting the space-constrained applications and 48-pin RGZ version supporting the full feature set for DisplayPort dual-mode standard version 1.1 in applications such as dongles.


The device is characterized for an industrial operational temperature range from -40°C to 85°C, SN65DP159.

The device is characterized for an extended commercial operational temperature range from 0°C to 85°C, SN75DP159.

### 6 Pin Configuration and Functions







**Pin Functions** 

PIN		1/0	DESCRIPTION <sup>(1)</sup>		
SIGNAL NAME	RGZ	RSB	I/O	DESCRIPTION	
MAIN LINK INPUT F	PINS (FAIL	SAFE)			
IN_D2p IN_D2n	2 3	1 2	I	Channel 2 differential input	
IN_D1p IN_D1n	5 6	4 5	Ι	Channel 1 differential input	
IN_D0p IN_D0n	8 9	6 7	Ι	Channel 0 differential input	
IN_CLKp IN_CLKn	11 12	9 10	Ι	I Clock differential input	
MAIN LINK OUTPU	T PINS (FA	IL SAFE)			
OUT_D2n OUT_D2p	34 35	29 30	0	TMDS data 2 differential output	
OUT_D1n OUT_D1p	31 32	26 27	0	TMDS data 1 differential output	
OUT_D0n OUT_D0p	28 29	24 25	0	TMDS data 0 differential output	
OUT_CLKn OUT_CLKp	25 26	21 22	0	O TMDS data clock differential output	
HOT PLUG DETECT	<b>F PINS</b>	, ,			

4 Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated



### 

## Pin Functions (continued)

PIN						
SIGNAL NAME	RGZ	RSB	- I/O	DESCRIPTION <sup>(1)</sup>		
HPD_SRC	4	3	0	Hot plug detect output		
HPD_SNK	33	28	I (Failsafe)	Hot plug detect input		
AUXILIARY/DDC D	ATA PINS			· ·		
AUX_SRCp AUX_SRCn	45 44	N/A	I/O	Source side bidirectional DisplayPort auxiliary for I <sup>2</sup> C-over-AUX (DP159RGZ only)		
SDA_SRC SCL_SRC	47 46	39 38	I/O (Failsafe)	Source side TMDS port bidirectional DDC data line		
SDA_SNK SCL_SNK	39 38	33 32	I/O (Failsafe)	Sink side TMDS port bidirectional DDC data lines		
CONTROL PINS	NTROL PINS					
OE	42	36	I	Operation enable/reset pin OE = L: Power-down mode OE = H: Normal operation Internal weak pullup: Resets device when transitions from H to L		
SIG_EN <sup>(2)</sup>	17	N/A	Signal detector circuit enable: For Redriver Mode Only: When in Retimer Mode device expects a TMDS clock otherwise it will enter standby mode.			
CEC_EN <sup>(2)</sup>	18	N/A	0	CEC control pin for Dongle applications		
SLEW_CTL	40	34	l 3 level <sup>(1)</sup>	Slew rate control when I2C_EN/PIN = Low. SLEW_CTL = H, fastest data rate (default) SLEW_CTL = L, 5 ps slow SLEW_CTL = No Connect, 10 ps slow When I2C_EN/PIN = High Slew rate is controlled through I <sup>2</sup> C[4]		
PRE_SEL	20	16	l 3 level <sup>(1)</sup>	De-emphasis pin strap when I2C_EN/PIN = Low. PRE_SEL = L: - 2 dB de-emphasis PRE_SEL = No Connect: 0 dB PRE_SEL = H: Reserved		
EQ_SEL/A0	21	17	l 3 level <sup>(1)</sup>	Input Receive Equalization pin strap when I2C_EN/PIN = Low EQ_SEL = L: Fixed EQ at 7.5 dB EQ_SEL = No Connect: Adaptive EQ EQ_SEL = H: Fixed at 14 dB When I2C_EN/PIN = High Address bit 1 Note: (3 level for pin strap programming but 2 level when I <sup>2</sup> C[4] address)		
I2C_EN/PIN	10	8	I	I2C_EN/PIN = High; puts device into $I^2C$ control mode I2C_EN/PIN = Low; puts device into pin strap mode		
SCL_CTL	15	13	I	$I^2C$ clock signal Note: When I2C_EN/PIN = Low Pin strapping take priority and those functions cannot be changed by $I^2C$		
SDA_CTL	16	14	I/O	$\rm I^2C$ data signal Note: When I2C_EN/PIN = Low Pin strapping take priority and those functions cannot be changed by $\rm I^2C$		
Vsadj	22	18	I	TMDS-compliant voltage swing control nominal resistor to GND		
HDMI_SEL/A1	27	23	I	HDMI_SEL       when I2C_EN/PIN = Low         HDMI_SEL       = High: Device configured for DVI         HDMI_SEL = Low: Device configured for HDMI (Adaptor ID block is readable through I <sup>2</sup> C[4] or I <sup>2</sup> C-over-AUX.         When I2C_EN/PIN = High         Address bit 2         Note: Weak internal pull down		

**ISTRUMENTS** 

EXAS

### Pin Functions (continued)

F	PIN				
SIGNAL NAME RGZ RSB		I/O	DESCRIPTION <sup>(1)</sup>		
TX_TERM_CTL <sup>(2)</sup>	TX_TERM_CTL <sup>(2)</sup> 36 N/A		l 3 level <sup>(1)</sup>	Transmit Termination Control when I2C_EN/PIN = Low TX_TERM_CTL = H, No transmit termination TX_TERM_CTL = L, Transmit termination impedance in 75 to about 150 $\Omega$ TX_TERM_CTL = No Connect, automatically selects the termination impedance Data rate (DR) > 3.4 Gbps - 75- to 150- $\Omega$ differential near end termination 2 Gbps < DR < 3.4 Gbps - 150- to 300- $\Omega$ differential near end termination DR < 2 Gbps - no termination Note: If left floating will be in automatic select mode.	
SWAP/POL <sup>(2)</sup> 1 N/A		l 3 level <sup>(1)</sup>	Input Iane SWAP and polarity control pin when I2C_EN/PIN = Low SWAP/POL = H receive lanes swap and lane polarity swap (retimer mode only) SWAP/POL = L receive lanes swap (retimer and redriver mode) SWAP/POL = No Connect normal working		
SUPPLY AND GRO	UND PINS				
V <sub>CC</sub>	13, 43	11, 37	Р	3.3-V power supply	
V <sub>DD</sub>	14, 23, 24, 37, 48	12, 19, 20, 31, 40	Ρ	1.1-V power supply	
48         40           GND         7, 19, 41, 30, Thermal Pad         15, 35, Thermal Pad		Thermal	G	Ground	

(1) (H) Logic high (pin strapped to VCC through 65-k $\Omega$  resistor); (L) logic low (pin strapped to GND through 65-k $\Omega$  resistor); (for mid-level, no connect)

(2) Blue pin names are only in the SNx5DP159 RGZ package.



## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
Supply voltogo <sup>(3)</sup>	V <sub>CC</sub>	-0.3	4	V
Supply voltage <sup>(3)</sup>	V <sub>DD</sub>	-0.3	1.4	V
	Main link input (IN_Dx AC-coupled mode), AUX_SRCp, AUX_SRCn differential voltage		1.56	V
Valtana	TMDS outputs ( OUT_Dx)	-0.3	4	V
Voltage	HPD_SRC, Vsadj, SDA_CTL, SCL_CTL, OE, HDMI_SEL/A1, EQ_SEL/A0, I2C_EN/PIN, SLEW_CTL, SIG_EN, TX_TERM_CTL, SDA_SRC, SCL_SRC	-0.3	4	V
	HPD_SNK, SDA_SNK, SCL_SNK	-0.3	6	V
Continuous power dis	Continuous power dissipation		al Information	
Storage temperature	, T <sub>stg</sub>	-65	150	V

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-B.

### 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

$\begin{tabular}{ c c c c c } \hline Case temperature for RSB package & & & & & & & & & & & & & & & & & & &$	.6 V 27 V .5 °C .7 °C
$\begin{tabular}{ c c c c } \hline V_{DD} & Supply voltage & 1.00 & 1.1 & 1 \\ \hline 1CASE & Case temperature for RSB package & .$	27 V .5 °C .7 °C
$\begin{split} & \begin{array}{c c c c c c } \hline V_{DD} & \begin{array}{ c c c c c } \hline V_{L} & \begin{array}{ c c c c } \hline V_{L} & \begin{array}{ c } \hline V_{L} & \end{array}{} \end{array} \\ \hline \end{array} \\ \hline \end{array} \end{array} \\ \hline \begin{array}{c} \hline \end{array} \end{array} \\ \hline \end{array} \end{array} \\ \hline \begin{array}{c} \hline \end{array} \end{array} \\ \hline \end{array} \end{array} \\ \hline \end{array} \end{array} \\ \hline \begin{array}{c} \hline \end{array} \end{array} \end{array} \\ \hline \end{array} \end{array} \\ \hline \end{array} \end{array} \\ \hline \end{array} \end{array} \\ \hline \begin{array}{c} \hline \end{array} \end{array} \end{array} \\ \hline \end{array} \end{array} \end{array} \\ \hline \end{array} \end{array} \\ \end{array} \end{array} \\ \hline \end{array} \end{array} \\ \hline \end{array} \end{array} \\ \end{array} \\$	27 .5 °C .7 °C
$\begin{array}{c c c c c c c } \hline T_{CASE} & Case temperature for RGZ package & & & & & & & & & & & & & & & & & & &$	.7 °C
$\begin{array}{c c c c c c c } T_A & \begin{array}{c c c c c c c c c c c c c c c c c c c $	
$\begin{array}{c c c c c } T_A & \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c } \hline \hline \begin{tabular}{ c c c } \hline \hline t$	)E
$\begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	<sup>35</sup> ℃
$ \begin{array}{c c c c c c } V_{\text{ID}\_PP} & Peak-to-peak input differential $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$	35
$\begin{array}{c c c c c } & \mbox{Input common mode voltage} & \mbox{0} & \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	
$\begin{array}{c c c c c } & \mbox{Input common mode voltage} & \mbox{0} & \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	.4 V
$\begin{array}{c c c c c c } C_{AC} & AC \ coupling \ capacitance & 75 & 100 & 20 \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	2 V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	00 nF
DC AND I²C PINS AND CONTROL PINSVI-DCDC input voltageHPD_SNK, SCL/SDA_SNK-0.3VAUX_DIFF_PP_TXPeak-to-peak differential voltage at TX pins0.291VAUX_DIFF_PP_RXPeak-to-peak differential voltage at TX pins0.291VILCDC common mode voltage00VILLLow-level input voltage at HPD0VILLLow-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL11.2VIMNo connect input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL2VIHHigh-level input voltage at DDC/I²C0.7 × V <sub>CC</sub> High-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL2.6VIHLow-level output voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL2.6VIHLow-level output voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL2.6	6 Gbps
$\begin{array}{c c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	kΩ
VI-DCDC input voltageAll other DDC, local I²C, and control pins-0.3VAUX_DIFF_PP_TXPeak-to-peak differential voltage at TX pins0.291VAUX_DIFF_PP_RXPeak-to-peak differential voltage at TX pins0.141VAUX_DIFF_PP_RXPeak-to-peak differential voltage at RX pins $V_{AUX_DIFF_PP} = 2 \times  V_{AUXP} - V_{AUXN} $ 0.141VAUX_DC_CMAUX channel DC common mode voltage000VILLow-level input voltage at DDC/I²C0.3 × VLow-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL11.2VIMNo connect input voltage at DDC/I²C0.7 × V_{CC}VIHHigh-level input voltage at DDC/I²C0.7 × V_{CC}High-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL2.6VOLLow-level output voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL2.6	
Vaux_DIFF_PP_TXPeak-to-peak differential voltage at TX pins0.29V_AUX_DIFF_PP_RXPeak-to-peak differential voltage at TX pins0.29V_AUX_DIFF_PP_RXPeak-to-peak differential voltage at TX pins0.14V_AUX_DIFF_PP_RXPeak-to-peak differential voltage at RX pinsV_AUX_DIFF_PP = 2 ×  V_AUXP - V_AUXN 0.14V_AUX_DC_CMAUX channel DC common mode voltage0V_ILLow-level input voltage at HPD0V_ILLow-level input voltage at DDC/I <sup>2</sup> C0.3 × VV_IMNo connect input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL1V_IHHigh-level input voltage at HPD2VIHHigh-level input voltage at DDC/I <sup>2</sup> C0.7 × V <sub>CC</sub> High-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL2.6	.5 V
Not_Dirt Sit SitPeak-to-peak differential voltage at RX pins $V_{AUX_DIFF_PP} = 2 \times  V_{AUXP} - V_{AUXN} $ 0.141 $V_{AUX_DC_CM}$ AUX channel DC common mode voltage0 $V_{IL}$ Low-level input voltage at HPD0 $V_{IL}$ Low-level input voltage at DDC/I <sup>2</sup> C0.3 × N $V_{IL}$ Low-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL1 $V_{IH}$ No connect input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL1 $V_{IH}$ High-level input voltage at DDC/I <sup>2</sup> C0.7 × V_{CC} $V_{IH}$ High-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL2 $V_{IH}$ Low-level output voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL2 $V_{IH}$ Low-level output voltage at DDC/I <sup>2</sup> C0.7 × V_{CC} $V_{OL}$ Low-level output voltage2.6	.6 V
V_{AUX_DIFF_PP_RXPeak-to-peak differential voltage at RX pins $V_{AUX_DIFF_PP} = 2 \times  V_{AUXP} - V_{AUXN} $ 0.141V_{AUX_DC_CM}AUX channel DC common mode voltage0V_{ILLow-level input voltage at HPD0Low-level input voltage at DDC/I <sup>2</sup> C0.3 × VLow-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL1V_{ILNo connect input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL1V_{IHHigh-level input voltage at DDC/I <sup>2</sup> C0.7 × V_{CC}High-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL2V_{IHLigh-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL2V_{IHLigh-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL2.6V_{OLLow-level output voltage2.6	38 V
V <sub>AUX_DC_CM</sub> AUX channel DC common mode voltage         0           V <sub>IL</sub> Low-level input voltage at HPD	36 V
VIL       Low-level input voltage at HPD       0.3 × V         Low-level input voltage at DDC/I <sup>2</sup> C       0.3 × V         Low-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL       1         VIM       No connect input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL       1         VIM       No connect input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL       1         VIH       High-level input voltage at HPD       2         VIH       High-level input voltage at DDC/I <sup>2</sup> C       0.7 × V <sub>CC</sub> High-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL       2.6         VOL       Low-level output voltage       2.6	2 V
VIL       Low-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL       1       1.2         VIM       No connect input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL       1       1.2         VIM       High-level input voltage at HPD       2         VIH       High-level input voltage at DDC/I <sup>2</sup> C       0.7 × V <sub>CC</sub> High-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL       2.6         Vol       Low-level output voltage       2.6	.8
VIL       Low-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL       1       1.2         VIM       No connect input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL       1       1.2         VIM       High-level input voltage at HPD       2         VIH       High-level input voltage at DDC/I <sup>2</sup> C       0.7 × V <sub>CC</sub> High-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL       2.6         Vol       Low-level output voltage       2.6	c v
VIM     TX_TERM_CTL, SWAP/POL     1     1.2       VIH     High-level input voltage at HPD     2       High-level input voltage at DDC/I <sup>2</sup> C     0.7 × V <sub>CC</sub> High-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL     2.6       Vol     Low-level output voltage	.3
V <sub>IH</sub> High-level input voltage at DDC/I <sup>2</sup> C     0.7 × V <sub>CC</sub> High-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL     2.6       V <sub>OL</sub> Low-level output voltage	.4 V
High-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL         2.6           VoL         Low-level output voltage	
High-level input voltage at SLEW_CTL, PRE_SEL, EQ_SEL/A0, TX_TERM_CTL, SWAP/POL         2.6           VoL         Low-level output voltage	V
Volu High-level output voltage 2.4	.4 V
	V
f <sub>SCL</sub> SCL clock frequency fast I <sup>2</sup> C mode for local I <sup>2</sup> C control 400	kHz
	00 pF
	00 kbps
I <sub>IH</sub> High-level input current –30	30 μA
IIL Low-level input current -10	10 μΑ
I <sub>OS</sub> Short circuit output current -50	50 mA
I <sub>OZ</sub> High impedance output current	10 µA
	50 kΩ



### 7.4 Thermal Information

		SNx5DP159	SNx5DP159	
	THERMAL METRIC <sup>(1)</sup>	RGZ (VQFN)	RSB (WQFN)	UNIT
		48 PINS	40 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	31.1	37.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance (High-K board <sup>(2)</sup> )	18.2	23.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance (High-K board <sup>(2)</sup> )	8.1	9.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.4	0.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	8.1	3.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.2	3.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953. Test conditions for  $\Psi_{JB}$  and  $\Psi_{JT}$  are clarified in TI document SPRA953, Semiconductor and IC Package Thermal Metrics.

(2)

**ISTRUMENTS** 

EXAS

### 7.5 Power Supply Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS	MIN	TYP <sup>(1)</sup>	MAX <sup>(2)</sup>	UNIT
P <sub>D1</sub>	Device power dissipation (Retimer operation)	$\begin{array}{l} \mbox{OE} = \mbox{H}, \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	MDS pattern, V <sub>I</sub> = 3.3 V, _CTL= H,		350	550	mW
P <sub>D2</sub>	Device power dissipation (Redriver operation)	$\begin{array}{l} \mbox{OE} = \mbox{H}, \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	MDS pattern, V <sub>I</sub> = 3.3 V, _CTL= H,		215	400	mW
P <sub>SD1</sub>	Device power in standby	$\begin{array}{l} \text{OE}=\text{H},\text{V}_{\text{CC}}=3.3\text{V}/3.6\text{V},\text{V}_{\text{DD}}=1\\ \text{Valid input Signal},\text{VSadj}=7.06\text{k}\Omega \end{array}$	.1 V/1.27 V, HPD = H, No		50	100	mW
P <sub>SD2</sub>	Device power in power down	$\begin{array}{l} OE=L, \ V_{CC}=3.3 \ V/3.6 \ V, \ V_{DD}=1. \\ k\Omega \end{array}$	1 V/1.27 V, VSadj = 7.06		10	30	mW
I <sub>CC1</sub>	VCC supply current (TMDS 6Gpbs retimer mode)	$\begin{array}{l} OE=H,  V_{CC}=3.3  V/3.6  V,  V_{DD}=1.\\ k\Omega\\ IN\_Dx:  VID\_PP=1200  mV,  6Gbps\\ I2C\_EN/PIN=L,  PRE\_SEL=H,  EG\\ SDA\_CTL/CLK\_CTL=0  V,  SLEW\_CL \\ \end{array}$	TMDS pattern 2_CTL = H,		30	50	mA
I <sub>DD1</sub>	VDD supply current (TMDS 6Gpbs retimer mode)	$\begin{array}{l} \textbf{OE}=\textbf{H}, \ \textbf{V}_{CC}=3.3 \ \textbf{V}/3.6 \ \textbf{V}, \ \textbf{V}_{DD}=1, \\ \textbf{K}\Omega\\ \textbf{IN}\_Dx; \ \textbf{V}_{\text{ID}\_PP}=1200 \ \textbf{mV}, \ \textbf{6Gbps TI}\\ \textbf{I2C}\_E\textbf{N}/P\textbf{IN}=\textbf{L}, \ \textbf{PRE}\_SEL=\textbf{H}, \ \textbf{EC}\\ \textbf{SDA}\_CTL/CLK}\_CTL=0 \ \textbf{V}, \ \textbf{SLEW}\_ct\\ \textbf{SDA}\_CTL/CLK}=0 \ \textbf{V}, \ \textbf{SLEW}\_ct\\ \textbf$	MDS pattern 2_CTL = H,		230	300	mA
I <sub>CC2</sub>	VCC supply current (TMDS 6Gpbs redriver mode)	OE = H, V <sub>CC</sub> = 3.3 V/3.465 V, V <sub>DD</sub> = 1.1 V/1.27 V, VSadj = 7.06 kΩ IN_Dx: V <sub>ID_PP</sub> = 1200 mV, 6Gbps TMDS pattern I2C_EN/PIN = L, PRE_SEL = H, EQ_CTL = H, SDA_CTL/CLK_CTL = 0 V, SLEW_CTL = H			8	20	mA
I <sub>DD2</sub>	VDD supply current (TMDS 6Gpbs redriver mode)	$\begin{array}{l} \text{OE} = \text{H},  \text{V}_{\text{CC}} = 3.3  \text{V}/3.465  \text{V},  \text{V}_{\text{DD}} = \\ 7.06  \text{k}\Omega \\ \text{IN}_{\text{D}}\text{X}:  \text{V}_{\text{ID}_{\text{PP}}} = 1200  \text{mV},  6\text{Gbps TI} \\ 12\text{C}_{\text{E}}\text{N}/\text{PIN} = \text{L},  \text{PRE}_{\text{S}}\text{SEL} = \text{H},  \text{EG} \\ \text{SDA}_{\text{C}}\text{C}\text{TL}/\text{CLK}_{\text{C}}\text{TL} = 0  \text{V},  \text{SLEW}_{\text{L}} \end{array}$		170	250	mA	
	Standby ourset	$OE = H, V_{CC} = 3.3 V/3.465 V, V_{DD}$	3.3-V rail		6	15	~^ ^
I <sub>SD1</sub>	Standby current	= 1.1 V/1.27 V, HPD = H: No valid signal on IN_CLK, VSadj = 7.06 k $\Omega$	1.1-V rail		35	45	mA
lono	Power-down current	$OE = L, V_{CC} = 3.3 V/3.465 V, V_{DD}$	3.3-V rail		2	5	mA
I <sub>SD2</sub>		= 1.1 V/1.27 V, VSadj = 7.06 kΩ	1.1-V rail		3.5	10	шА

(1)

The typical rating is simulated at 3.3-V V<sub>CC</sub> and 1.1-V V<sub>DD</sub> and at 27°C temperature unless otherwise noted The maximum rating is simulated at 3.6-V V<sub>CC</sub> and 1.27-V V<sub>DD</sub> and at 85°C temperature unless otherwise noted (2)



## 7.6 Differential Input Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D <sub>R_RX_DATA</sub>	Ddata lanes data rate		0.25		6	Gbps
D <sub>R_RX_CLK</sub>	Clock lanes clock rate		25		340	MHz
t <sub>RX_DUTY</sub>	Input clock duty circle		40%	50%	60%	
t <sub>CLK_JIT</sub>	Input clock jitter tolerance				0.3	Tbit
t <sub>DATA_JIT</sub>	Input data jitter tolerance	Test the TTP2, see Figure 7			150	ps
T <sub>RX_INTRA</sub>	Input intra-pair skew tolerance	Test at TTP2 when DR = 1.6 Gbps, see Figure 7	112			ps
T <sub>RX_INTER</sub>	Input inter-pair skew tolerance				1.8	ns
E <sub>QH(D)</sub>	Fixed EQ gain for data lane IN_D(0,1,2)n/p	EQ_SEL/A0 = H; Fixed EQ gain, test at 6 Gbps		15		dB
E <sub>QL(D)</sub>	Fixed EQ gain for data lane IN_D(0,1,2)n/p	EQ_SEL/A0 = L; Fixed EQ gain, test at 6 Gbps		7.5		dB
E <sub>QZ(D)</sub>	Adaptive EQ gain for data lane IN_D(0,1,2)n/p	EQ_SEL/A0 = Z; adaptive EQ	2		15	dB
E <sub>Q(c)</sub>	EQ gain for clock lane IN_CLKn/p	EQ_SEL/A0 = H,L,NC		3		
R <sub>INT</sub>	Input differential termination impedance		80	100	120	Ω
VITERM	Input termination voltage	OE = H		0.7		V
V <sub>ID_PP</sub>	Input differential voltage (peak to peak)	Tested at TTP2, check Figure 7	150		1200	$mV_{PP}$

## 7.7 HDMI and DVI TMDS Output Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V	Single-ended high level output voltage	Data rate $\leq$ 1.65 Gbps; PRE_SEL = NC; TX_TERM_CTL = H; SLEW_CTL = H; OE = H; DR = 270Mbps, VSadj = 7.06 k $\Omega$	V <sub>CC</sub> – 10	10 V <sub>CC</sub> + 1		mV	
V <sub>OH</sub>	Single-ended high level output voltage	1.65 Gbps < Data rate ≤ 3.4 Gbps; PRE_SEL = NC; TX_TERM_CTL = NC; SLEW_CTL = H; OE = H; DR = 2.97Gbps, VSadj = 7.06 kΩ	V <sub>CC</sub> – 200		V <sub>CC</sub> + 10	ΠV	
V <sub>OH</sub>	Single-ended high level output voltage	3.4 Gbps < Data rate < 6 Gbps; PRE_SEL = NC; TX_TERM_CTL = L; SLEW_CTL = H; OE = H; DR = 6Gbps, VSadj = 7.06 k $\Omega$	V <sub>CC</sub> – 400		V <sub>CC</sub> + 10	mV	
V	Single anded law level autout voltage	Data rate ≤ 1.65 Gbps; PRE_SEL = NC; TX_TERM_CTL = H; SLEW_CTL = H; OE = H; DR = 270Mbps, VSadj = 7.06 kΩ	V <sub>CC</sub> – 600	V <sub>CC</sub> – 400			
V <sub>OL</sub>	Single-ended low level output voltage	1.65 Gbps < Data rate $\leq$ 3.4 Gbps; PRE_SEL = NC; TX_TERM_CTL = NC; SLEW_CTL = H; OE = H; DR = 2.97Gbps, VSadj = 7.06 k $\Omega$	V <sub>CC</sub> – 700		V <sub>CC</sub> – 400	mV	
V <sub>OL</sub>	Single-ended low level output voltage	3.4 Gbps < Data rate < 6 Gbps; PRE_SEL = NC; TX_TERM_CTL = L; SLEW_CTL = H; OE = H; DR = 6Gbps	V <sub>CC</sub> – 1000		V <sub>CC</sub> - 400	mV	
V <sub>SWING_DA</sub>	Single-ended output voltage swing on data lane	PRE_SEL = NC; TX_TERM_CTL = H/NC/L; SLEW_CTL = H; OE = H; DR = 270Mbs/2.97/6Gbps VSadj = 7.06 kΩ	400	500	600	mV	
V	Single-ended output voltage swing on	Data rate ≤ 3.4 Gbps; PRE_SEL = NC; TX_TERM_CTL = H; SLEW_CTL = H; OE = H; VSadj = 7.06 kΩ	400	500	600		
V <sub>SWING_CLK</sub>	clock lane	Data rate > 3.4 Gbps; PRE_SEL = NC; TX_TERM_CTL = NC; SLEW_CTL = H; OE = H; VSadj = 7.06 kΩ	200	300	400	mV	
$\Delta V_{SWING}$	Change in single-end output voltage swing per 100 $\Omega$ $\Delta V$ sadj			20		mV	
$\Delta V_{OCM(SS)}$	Change in steady state output common mode voltage between logic levels		-5		5	mV	
V <sub>OD(PP)</sub>	Output differential voltage before pre- emphasis	Vsadj = 7.06 k $\Omega$ ; PRE_SEL = Z, See Figure 5	800		1200	mV	
V <sub>OD(SS)</sub>	Steady-state output differential voltage	Vsadj = 7.06 k $\Omega$ ; PRE_SEL = L, See Figure 6	600		1050	mV	
I <sub>LEAK</sub>	Failsafe condition leakage current	$V_{CC} = 0 V; V_{DD} = 0 V;$ output pulled to 3.3 V through 50- $\Omega$ resistors			10	μA	
I <sub>OS</sub>	Short circuit current limit	Main link output shorted to GND			50	mA	
R <sub>TERM</sub>	Source termination resistance for HDMI 2.0		75		150	Ω	



## 7.8 AUX, DDC, and I<sup>2</sup>C Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
C <sub>IO</sub>	Input capacitance	AUX data rate = 1 MHz		10	pF
C <sub>AC</sub>	AUX AC coupling capacitance		75	200	nF
D <sub>R(AUX)</sub>	Data rate of the AUX channel input		0.8	1 1.2	Mbps
V <sub>I-DC(AUX)</sub>	DC input voltage on AUX channel, AUX_SRCp/n: $100K\Omega$ Pull up to 3.6 V but differential common mode is 2 V or less.		-0.5	3.6	v
V <sub>AUX_DIFF_PP_TX</sub>	Peak-to-peak differential voltage at TX pins	$V_{AUX\_DIFF\_PP} = 2 \times  V_{AUXP} - V_{AUXN} $	0.29	1.38	V
V <sub>AUX_DIFF_PP_RX</sub>	Peak-to-peak differential voltage at RX pins	$V_{AUX\_DIFF\_PP} = 2 \times  V_{AUXP} - V_{AUXN} $	0.14	1.36	V
V <sub>AUX_DC_CM</sub>	AUX Channel DC common mode voltage		0	2	V
I <sub>AUX_SHORT</sub>	AUX Channel short circuit current limit			90	mA
V <sub>IL</sub>	SCL/SDA_CTL, SCL/SDA_SRC low- level input voltage			0.3 VCC	V
V <sub>IH</sub>	SCL/SDA_CTL, SCL/SDA_SRC high- level input voltage		0.7 VCC	VCC + 0.5	V
M	SCL/SDA_CTL, SCL/SDA_SRC low-	$I_0 = 3 \text{ mA} \text{ and } \text{VCC} > 2 \text{ V}$		0.4	V
V <sub>OL</sub>	level output voltage	$I_0 = 3 \text{ mA} \text{ and } \text{VCC} < 2 \text{ V}$		0.2 VCC	V

### 7.9 HPD Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage	HPD_SNK	2.1			V
VIL	Low-level input voltage	HPD_SNK			0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -500 μA; HPD_SRC	2.4		3.6	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 500 μA; HPD_SRC	0		0.1	V
I <sub>LEAK</sub>	Failsafe condition leakage current	$VCC = 0 V; V_{DD} = 0 V; HPD_SNK = 5 V$			40	μA
I <sub>H_HPD</sub>	High-level input current	Device powered; $V_{IH} = 5 V$ ; $I_{H_{-}HPD}$ includes $R_{pdHPD}$ resistor current			40	μΑ
I <sub>L_HPD</sub>	Low-level input current	Device powered; $V_{IL} = 0.8 V$ ; $I_{L_{HPD}}$ includes $R_{pdHPD}$ resistor current			30	
R <sub>pdHPD</sub>	HPD input termination to GND	V <sub>CC</sub> = 0 V	150	190	220	kΩ

Texas Instruments

## 7.10 HDMI and DVI Main Link Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REDRIVER M	ODE					
D <sub>R</sub>	Data rate (Automatic Mode)		250		1000	Mbps
D <sub>R</sub>	Data rate (full redriver mode)		250		6000	Mbps
t <sub>PLH</sub>	Propagation delay time (low to high)		250		600	ps
t <sub>PHL</sub>	Propagation delay time (high to low)		250		800	ps
t <sub>T1</sub>		SLEW_CTL = H; TX_TERM_CTL = L; PRE_SEL = NC; OE = H; DR = 6 Gbps	45			
t <sub>T2</sub>	Transition time (rise and fall time); measured at 20% and 80% levels for data	SLEW_CTL = L; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H; DR = 6 Gbps	100			ps
t <sub>T3</sub>	<ul> <li>lanes. TMDS clock meets t<sub>T3</sub> for all three times.</li> </ul>	SLEW_CTL = NC; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H; DR = 6 Gbps; CLK 297MHz	110			
t <sub>SK1(T)</sub>	Intra-pair output skew	SLEW_CTL = NC; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H; DR = 6 Gbps;			40	
t <sub>SK2(T)</sub>	Inter-pair output skew	SLEW_CTL = NC; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H; DR = 6 Gbps;			100	ps
tJITD1(1.4b)	Total output data jitter	DR = 2.97 Gbps, HDMI_SEL/A1 = NC, EQ_SEL/A0 = NC; PRE_SEL = NC; SLEW_CTL = H OE = H. See Figure 7 at TTP3			0.2	Tbit
		3.4Gbps < Rbit ≤ 3.712Gps SLEW_CTL = H; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H			0.4	Tbit
tJITD1(2.0)	Total output data jitter	3.712Gbps < Rbit < 5.94Gbps SLEW_CTL = H; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H	- 0.0332 Rbit2 +0.23 12 Rbit + 0.1998		Rbit2 +0.23 12	Tbit
		5.94Gbps $\leq$ Rbit $\leq$ 6.0Gbps SLEW_CTL = H; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H			0.6	Tbit
t <sub>JITC1(1.4b)</sub>	Total output clock jitter	CLK = 297 MHz			0.25	Tbit
t <sub>JITC1(2.0)</sub>	Total output clock jitter	DR = 6Gbps: CLK = 150 MHz			0.3	Tbit
RETIMER MO	DE				·	
d <sub>R</sub>	Data rate (Full retimer mode)		0.25		6	Gbps
d <sub>R</sub>	Data rate (Automatic mode)		1.0		6	Gbps
d <sub>XVR</sub>	Automatic redriver to retimer crossover	Measured with input signal applied from 0 to 200 mVpp	.75	1.0	1.25	Gbps
f <sub>CROSSOVER</sub>	Crossover frequency hysteresis			250		MHz
P <sub>LLBW</sub>	Data retimer PLL bandwidth	Default loop bandwidth setting		.4	1	MHz
t <sub>ACQ</sub>	Input clock frequency detection and retimer acquisition time			180		μs
I <sub>JT1</sub>	Input clock jitter tolerance	Tested when data rate > 1.0 Gbps			0.3	Tbit
t <sub>T1</sub>		SLEW_CTL = H; TX_TERM_CTL = L; PRE_SEL = NC; OE = H; DR = 6 Gbps	45			
t <sub>T2</sub>	Transition time (rise and fall time); measured at 20% and 80% levels for data lanes. TMDS clock meets t <sub>T3</sub> for all three	LEW_CTL = L; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H; DR = 6 Gbps	100			ps
t <sub>T3</sub>	times.	SLEW_CTL = NC; TX_TERM_CTL = NC; PRE_SEL = NC; OE = H; DR = 6 Gbps; CLK = 297 MHz	110			
t <sub>DCD</sub>	OUT_CLK ± duty cycle		40%	50%	60%	

14 Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated



## HDMI and DVI Main Link Switching Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SK_INTER</sub>	Inter-pair output skew	Default setting for internal inter-pair skew			0.2	Tch
t <sub>SK_INTRA</sub>		adjust, HDMI_SEL/A1 = NC			0.15	Tbit
t <sub>JITC1(1.4b)</sub>	<ul> <li>Total output clock jitter</li> </ul>	CLK = 297 MHz			0.25	Tbit
t <sub>JITC1(2.0)</sub>		DR = 6Gbps: CLK = 150 MHz			0.3	Tbit
	t <sub>JITD2</sub> Total output data jitter	3.4 Gbps < $R_{bit} \le 3.712$ Gbps			0.4	
t <sub>JITD2</sub>		3.712 Gbps < R <sub>bit</sub> < 5.94 Gbps			See (1)	Tbit
		5.94 Gbps $\leq R_{bit} \leq 6.0$ Gbps			0.6	
		3.4 Gbps < R <sub>bit</sub> ≤ 3.712 Gbps	335			
V <sub>OD_range</sub>	Total TMDS data lanes output differential voltage	3.712 Gbps < R <sub>bit</sub> < 5.94 Gbps	See (2)			mV
		5.94 Gbps $\leq R_{bit} \leq 6.0$ Gbps	150			

 $\begin{array}{ll} (1) & -0.0332{R_{bit}}^2 + 0.2312 \ {R_{bit}} + 0.1998 \\ (2) & -19.66 \times {(R_{bit}}^2) + (106.74 \times {R_{bit}}) + 209.58 \end{array}$ 

EXAS

## 7.11 AUX Switching Characteristics (Only for RGZ Package)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UI <sub>MAN</sub>	Manchester transaction unit interval		0.4		0.6	μs
t <sub>AUXjitter_TX</sub>	Cycle-to-cycle jitter time at transmit pins				0.08	UI <sub>MAN</sub>
t <sub>AUXjitter_RX</sub>	Cycle-to-cycle jitter time receive pins				0.05	UI <sub>MAN</sub>

### 7.12 HPD Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PD(HPD)</sub>	Propagation delay from HPD_SNK to HPD_SRC; rising edge and falling edge	See Figure 11; not valid during switching time		40	120	ns
t <sub>T(HPD)</sub>	HPD logical disconnected timeout	See Figure 12		2		ms

## 7.13 DDC and I<sup>2</sup>C Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Rise time of both SDA and SCL signals	Vcc = 3.3 V			300	ns
t <sub>f</sub>	Fall time of both SDA and SCL signals				300	ns
t <sub>HIGH</sub>	Pulse duration, SCL high		0.6			μs
t <sub>LOW</sub>	Pulse duration, SCL low		1.3			μs
t <sub>SU1</sub>	Setup time, SDA to SCL		100			ns
t <sub>ST, STA</sub>	Setup time, SCL to start condition		0.6			μs
t <sub>HD,STA</sub>	Hold time, start condition to SCL		0.6			μs
t <sub>ST,STO</sub>	Setup time, SCL to stop condition		0.6			μs
t <sub>(BUF)</sub>	Bus free time between stop and start condition.		1.3			μs
t <sub>PLH1</sub>	Propagation delay time, low-to-high-level output	Source-to-sink: 100-kbps pattern; Cb(Sink) = 400 pF <sup>(1)</sup> ; See Figure 15		360		ns
t <sub>PHL1</sub>	Propagation delay time, high-to-low-level output			230		ns
t <sub>PLH2</sub>	Propagation delay time, low-to-high-level output	Sink to Source: 100-kbps pattern; Cb(Source) = 100 pF <sup>(1)</sup> ; See Figure 16		250		ns
t <sub>PHL2</sub>	Propagation delay time, high-to-low-level output			200		ns

(1) Cb = total capacitance of one bus line in pF.




**PRODUCT PREVIEW** 


### 7.14 Parameter Measurement Information














NSTRUMENTS


**EXAS** 

## Parameter Measurement Information (continued)





### **Parameter Measurement Information (continued)**



- (1) The FR4 trace between TTP1 and TTP2 is designed to emulate 1-8" of FR4, AC coupling cap, connector and another 1-2" of FR4. Trace width -4 mils. 100- $\Omega$  differential impedance.
- (2) All jitter is measured at a BER of 10-9.
- (3) Residual jitter reflects the total jitter measured at TTP4 minus the jitter measured at TTP1.
- (4) AVCC = 3.3 V
- (5) RT = 50 Ω
- (6) The input signal from parallel bit error rate tester (BERT) does not have any pre-emphasis. Refer to *Recommended Operating Conditions*.

Figure 7. TMDS Output Jitter Measurement





Figure 8. Post EQ Input Eye Mask at TTP2\_EQ

**INSTRUMENTS** 

Texas

## Parameter Measurement Information (continued)



TMDS DATA RATE (Gbps)	H (Tbit)	V (mV)
3.4 < DR < 3.712	0.6	335
3.712 < DR < 5.94	-0.0332R <sub>bit</sub> <sup>2</sup> + 0.2312R <sub>bit</sub> + 0.1998	-19.66R <sub>bit</sub> <sup>2</sup> + 106.74R <sub>bit</sub> + 209.58
5.94 ≤ DR ≤ 6.0	0.4	150

Figure 9. Output Eye Mask at TTP4\_EQ






Figure 10. HPD Test Circuit




Figure 11. HPD Timing Diagram Number 1





Figure 12. HPD Logic Disconnect Timeout












Figure 15. DDC Propagation Delay – Source to Sink





Figure 16. DDC Propagation Delay – Sink to Source



### 7.15 Typical Characteristics






### 8 Detailed Description

### 8.1 Overview

The SNx5DP159 device is a Dual Mode[1] DisplayPort retiming level shifter that supports data rates up to 6 Gbps for HDMI2.0. The device takes in AC coupled HDMI/DVI signals and level shifts them to TMDS signals while compensating for loss and jitter through its receiver equalizer and retiming functions. The SNx5DP159 in default configuration should meet most system needs but also provides features that allow the system implementer flexibility in design. Programming can be accomplished through I<sup>2</sup>C[4] or pin strapping.

### 8.2 Functional Block Diagram



NOTE: **Black** pin names are common to both packages. Blue pin names are only in the SNx5DP159 RGZ package.


#### Texas Instruments

www.ti.com

## 8.3 Feature Description

### 8.3.1 Reset Implementation

When OE is de-asserted, control signal inputs are ignored; the Dual Mode[1] DisplayPort inputs and outputs are high impedance. It is critical to transition the OE input from a low level to a high level after the  $V_{CC}$  supply has reached the minimum recommended operating voltage. Achieve this transition by a control signal to the OE input, or by an external capacitor connected between OE and GND. To ensure that the SNx5DP159 device is properly reset, the OE pin must be de-asserted for at least 100 µs before being asserted. When OE is toggled in this manner the device is reset. This requires the device to be reprogrammed if it was originally programmed through I<sup>2</sup>C for configuration. When implementing the external capacitor, the size of the external capacitor depends on the power-up ramp of the V<sub>CC</sub> supply, where a slower ramp-up results in a larger value external capacitor. Refer to the latest reference schematic for SNx5DP159; consider approximately 200-nF capacitor as a reasonable first estimate for the size of the external capacitor. Both OE implementations are shown in Figure 20 and Figure 21.







Figure 20. External Capacitor Controlled OE

Figure 21. OE Input from Active Controller

### 8.3.2 Operation Timing

SNx5DP159 starts to operate after the OE signal goes high (see Figure 22, Figure 23, and Table 1). Keeping OE low until  $V_{DD}$  and  $V_{CC}$  become stable avoids any timing requirements as shown in Figure 22.







Redriver mode

### **Feature Description (continued)**




Figure 23. CDR Timing for SNx5DP159

		MIN	MAX	UNIT
Td1	$V_{DD}$ stable before $V_{CC}$	0	200	μs
Td2	$V_{\text{DD}}$ and $V_{\text{CC}}$ stable before OE deassertion	100		μs
Td3	CDR active operation after retimer mode initial		15	ms
Td4	CDR turn off time after retimer mode de-assert		120	ns
VDD_ramp	V <sub>DD</sub> supply ramp-up requirements	.200	100	ms
VCC_ramp	V <sub>CC</sub> supply ramp-up requirements	.200	100	ms

#### Table 1. SNx5DP159 Operation Timing

#### 8.3.3 I<sup>2</sup>C-over-AUX to DDC Bridge (SNx5DP159 48-Pin Package Version Only)

The SNx5DP159 device incorporates the  $l^2$ C-over-AUX to DDC bridge to support the DisplayPort Dual-Mode standard version 1.1. It enables the communication between source device and sink device through AUX channel. The bridge receives the request from source device in the  $l^2$ C-over-AUX format and transfers it into DDC signal to sink device. When the sink device responds, the request in the DDC channel and bridge packages it into  $l^2$ C-over-AUX and sends it back to the source device.

#### 8.3.4 Swap and Polarity Working


The SNx5DP159 device incorporates the swap function, which can set the input lanes in swap mode. The IN\_D2 routes to the OUT\_CLK position. The IN\_D1 swaps with IN\_D0. The swap function only changes the input pins and EQ setup follows new mapping. The SWAP/POL is pin 1 in the 48-pin RGZ package. For the RSB version, the user needs to control the register 0x09h bit 7 for SWAP enable. Lane swap is operational in both redriver and retimer mode.

NORMAL OPERATION	SWAP = L OR CSR 0x09h BIT 7 IS 1'b1
$IN_D2 \rightarrow OUT_D2$	$IN_D2 \rightarrow OUT_CLK$
$IN_D1 \rightarrow OUT_D1$	$IN_D1 \rightarrow OUT_D0$
$IN_D0 \rightarrow OUT_D0$	$IN_D2 \rightarrow OUT_D1$
$IN\_CLK \rightarrow OUT\_CLK$	$IN\_CLK \rightarrow OUT\_D2$

### Table 2. Lane Swap<sup>(1)</sup>

(1) The output lanes never change. Only the input lanes change. See Figure 24 and Figure 25.










Figure 25. SNx5DP159 Swap Function for 40 Pins

The SNx5DP159 can also swap the polarity of the signals. When SWAP/POL is high, the n and p pins on each lane will swap. Use Register 0x9h bit 6 to swap polarity using I<sup>2</sup>C. Polarity swap only works for retimer mode. When the device is in automatic redriver to retimer mode this only works when device is in retimer stage. If set and data rate falls below 1.2Gbps in this mode the polarity function will be lost.

PRODUCT PREVIEW





#### 8.3.5 Main Link Inputs

Standard Dual Mode[1] DisplayPort terminations are integrated on all inputs with expected AC coupling capacitors on board prior to input pins. External terminations are not required. Each input data channel contains an adaptive or fixed equalizer to compensate for cable or board losses. The voltage at the input pins must be limited below the absolute maximum ratings. The input pins have incorporated failsafe circuits. The input pins can be polarity changed through the local I2C register or pin strapping.

#### 8.3.6 Main Link Inputs Debug Tools

There are two methods for debugging a system to make sure the inputs to the SNx5DP159 are valid. A TMDS error checker is implemented that will increment an error counter per data lane. This allows the system implementer to determine how the link between the source and SNx5DP159 is performing on all three data lanes individually. See CSR Bit Field Definitions – RX PATTERN VERIFIER CONTROL/STATUS register in Table 10.

If a high error count is evident, the SNx5DP159 has the ability to provide the general eye quality. A tool will be available that uses the  $I^2C[4]$  link to download the data that can be plotted for an eye diagram. This is available per data lane.

#### 8.3.7 Receiver Equalizer

Equalizers are used to clean up inter-symbol interference (ISI) jitter or loss from the bandwidth-limited board traces or cables. The SNx5DP159 device supports both fixed receiver equalizer and adaptive equalizer by setting the EQ\_SEL/A0 or through I<sup>2</sup>C using reg0Ah[5]. When EQ\_SEL/A0 is high, the EQ gain fixed to 14 dB. The EQ gain will be 7.5 dB as EQ\_SEL/A0 is low. The SNx5DP159 device operates in adaptive equalizer mode when EQ\_SEL/A0 left floating. Using adaptive equalization the gain will be automatically adjusted based on the data rate to compensate for variable trace or cable loss. Using the local I<sup>2</sup>C[4] control, reg0Dh[5:1], the fixed EQ gain can be selected for both data and clock.




Figure 26. Adaptive EQ Gain Curve

#### 8.3.8 Termination Impedance Control

HDMI2.0[3] standard requires the termination impedance should be around 75 to 150  $\Omega$ . Older versions of the HDMI standard required no source termination. For HDMI1.4b[2] when data rate over 2 Gbps, the output performance could be better if the termination value around 150 to 300  $\Omega$  which was allowed. The SNx5DP159 supports three different source termination impedances for HDMI1.4b[2] and HDMI2.0[3]. Pin 36, TX\_TERM\_CTL, offers a selection option to choose the output termination impedance value. This can be adjusted by I<sup>2</sup>C[4]; TX\_TERM\_CTL[1:0].

### 8.3.9 TMDS Outputs

TI recommends a 1% precision resistor, 7.06 k $\Omega$ , connected from Vsadj to ground to allow the differential output swing to comply with TMDS signal levels. The differential output driver provides a typical 10-mA current sink capability when no source term is enabled, which provides a typical 500-mV voltage drop across a 50- $\Omega$  termination resistor.




Figure 27. TMDS Driver and Termination Circuit

Referring to Figure 27, if both  $V_{CC}$  (device supply) and AVCC (sink termination supply) are powered, the TMDS output signals are high impedance when OE = Iow. The normal operating condition is that both supplies are active. A total of 10-mW of power is consumed by the terminations independent of the OE logical selection. When AVCC is powered on, normal operation (OE controls output impedance) is resumed. When the power source of the device is off and the power source to termination is on, the IO(off) (output leakage current) specification ensures the leakage current is limited 10  $\mu$ A or less.

The clock and data lanes  $V_{OD}$  can be changed through  $I^2C[4]$  (see VSWING\_CLK and VSWING\_DATA in Table 8 for details). shows the different output voltage based on different Vsadj resistor values.

### 8.3.9.1 Pre-Emphasis/De-Emphasis

The SNx5DP159 provides De-emphasis as a way to compensate for the ISI loss between the TMDS outputs and the receiver it is driving. There are two methods to implement this function. When in pin strapping mode the PRE\_SEL pin controls this. The PRE\_SEL pin provides - 2-dB, or 0-dB de-emphasis, which allows output signal pre-conditioning to offset interconnect losses from the SNx5DP159 device outputs to a TMDS receiver. TI recommends setting PRE\_SEL at 0 dB while connecting to a receiver through a short PCB route. When pulled to ground with a 65-k $\Omega$  resistor -2 dB can be realized, see Figure 6. When using I2C, Reg0C[1:0] is used to make these adjustments.


As there are times true pre-emphasis may be the best solution there are two ways to accomplish this. If pin strapping is being use the best method is to reduce the Vsadj resistor value increasing the V<sub>OD</sub> and then pulling the PRE\_SEL pin to ground using the 65-k $\Omega$  resistor, see Figure 28. If using I<sup>2</sup>C this can be accomplished using two methods. First is similar to pin strapping by adjusting the Vsadj resistor value and then implementing –2-dB de-emphasis. Second method is to set Reg0C[7:5] = 011 and the set Reg0C[1:0] = 01 which accomplishes the same pre-emphasis setting. See Figure 29.

**PRODUCT PREVIEW** 

www.ti.com

EXAS

ISTRUMENTS



### 8.4 Device Functional Modes

#### 8.4.1 Retimer Mode

Clock and data recovery circuits (CDR) are used to track, sample and retime the equalized data bit streams. The CDRs are designed with loop bandwidth to minimize the amount of jitter transfer from the video source to the TMDS outputs. Input jitter within the CDR's PLL bandwidth will be transferred to the TMDS outputs. Higher frequency jitter above the CDR loop bandwidth is attenuated, providing a jitter cleaning function to reduce the amount of high frequency jitter from the video source. The retimer is automatically activated at pixel clock above approximately 100 MHz when jitter cleaning is needed for robust operation. The retimer operates at about 1.0 to 6 Gbps DR supporting HDMI2.0[3]. At pixel clock below about 100 MHz, the SNx5DP159 automatically bypasses the internal retimer and operates as a redriver. When the video source changes resolution, the internal retimer starts the acquisition process to determine the input clock frequency and acquire lock to the new data bit streams. During the clock frequency detection period and the retimer acquisition period (that last approximately 7 ms), the TMDS drivers can be kept active (default) or programmed to be disabled to avoid sending invalid clock or data to the downstream receiver.

### 8.4.2 Redriver Mode

The SNx5DP159 also has a redriver mode that can be enabled through  $I^2C[4]$ ; at offset address 0Ah bits 1:0 DEV\_FUNC\_MODE. When in this mode, the CDR and PLL are shut off, thus reducing power. Jitter performance is degraded as the device will now only compensate for ISI loss in the link.

### 8.4.3 DDC Training for HDMI2.0 Data Rate Monitor

As part of discovery, the source reads the sink's E-EDID information to understand the sink's capabilities. Part of this read is HDMI forum vendor specific data block (HF-VSDB) MAX\_TMDS\_Character\_Rate byte to determine the data rate supported. Depending upon the value, the source will write to slave address 0xA8 offset 0x20 bit1, TMDS\_BIT\_CLOCK\_RATIO. The SNx5DP159 snoops this write to determine the TMDS clock ratio and thus sets its own TMDS\_BIT\_CLOCK\_RATIO bit accordingly. If a 1 is written, then the TMDS clock is 1/40 of TMDS bit period. If a 0 is written, then the TMDS clock is 1/10 of TMDS bit period. The SNx5DP159 will always default to 1/10 of TMDS bit period unless a 1 is written to address 0xA8 offset 0x20 bit 1. When HPD\_SNK is de-asserted, this bit is reset to default values. If the source does not write this bit the SNx5DP159 will not be configured for TMDS clock 1/40 mode in support of HDMI2.0. As the SNx5DP159 is in link but not recognized as part of the link it is possible that the source could read the sink EDID where this bit is set and does not re-write this bit. If the SNx5DP159 has entered a power down state this bit is cleared and does not re-set on a read. To work properly the bit has to be set again with a write by the source.

### 8.4.4 DDC Functional Description

The SNx5DP159 solves sink- or source-level issues by implementing a master/slave control mode for the DDC bus. When the SNx5DP159 detects the start condition on the DDC bus from the SDA\_SRC/SCL\_SRC, it will transfer the data or clock signal to the SDA\_SNK/SCL\_SNK with little propagation delay. When SDA\_SNK detects the feedback from the downstream device, the SNx5DP159 will pull up or pull down the SDA\_SRC bus and deliver the signal to the source.

The DDC link defaults to 100 kbps, but can be set to various values including 400 kbps by setting the correct value to address 22h (see Table 3) through the  $l^2C$  interface. The DDC lines are 5-V tolerant. The HPD\_SRC goes to high impedance when VCC is under low power conditions, < 1.5 V.

**PRODUCT PREVIEW** 

#### 8.5 Register Maps

#### 8.5.1 DP-HDMI Adaptor ID Buffer

The SNx5DP159 device includes the DP-HDMI adapter ID buffer for HDMI/DVI adaptor recognition, defined by the VESA DisplayPort Interoperability Guidelines Version 1.1a, accessible by standard I<sup>2</sup>C[4] protocols through the DDC interface when the HDMI\_SEL/A1 is low. The DP-HDMI adapter buffer and extended DDC register for Type 2 capability is accessed at target addresses 80h (Write) and 81h (Read).

The DP-HDMI adapter buffer contains a read-only phrase DP-HDMI ADAPTOR<EOT> converted to ASCII characters, as shown in Table 3, and supports the WRITE command procedures (accessed at target address 80h) to select the subaddress, as recommended in the VESA DisplayPort Interoperability Guideline Adaptor Checklist Version 1.0 section 2.3.

Address	Description	Value HDMI	Value DVI	Read or Read/Write
00h		44h	00h	
01h		50h	00h	
02h		2Dh	00h	
03h		48h	00h	
04h		44h	00h	
05h		4Dh	00h	
06h		49h	00h	
07h	HDMI ID code	20h	00h	Read only
08h		41h	00h	Read only
09h		44h	00h	
0Ah		41h	00h	
0Bh		50h	00h	
0Ch		54h	00h	
0Dh		4Fh	00h	
0Eh		52h	00h	
0Fh		04h	00h	
	Video Adaptor Identifier Bit 2:0 ADAPTOR_REVISION	0	0	
10h	Bit 3 Reserved: but 0 for type 2	0	0	Read only
	Bits 7:4 1010 = Dual mode defined by dual mode[1] standard	1010	0	
11h	IEE_OUI first two hex digits	08h	08h	Read only
12h	IEE_OUI second two hex digits	00h	00h	Read only
13h	IEE_OUI third two hex digits	28h	28h	Read only
14h		44h	44h	
15h		50h	50h	
16h	Device ID	31h	31h	Read only
17h		35h	35h	Read only
18h		39h	39h	
19h		00h	00h	
	Hardware revision			
1Ah	Bits 7:4 major revision	00h	00h	Read only
	Bits 3:0 minor revision			
1Bh	Firmware or software major revision	00h	00h	Read only
1Ch	Firmware or software minor revision	00h	00h	Read only

#### Table 3. SNx5DP159 DP-HDMI Adaptor ID Buffer and Extended DDC

#### Register Maps (continued)

Table 3. SNx5DP159 DP-HDM	Adaptor ID Buffer and Extended DDC	(continued)
---------------------------	------------------------------------	-------------

Address	Description	Value HDMI	Value DVI	Read or Read/Write
1Dh	Max TMDS clock rate Default value is F0h in HDMI column Note: Value determined by taking clock rate and dividing by 2.5 and converting to HEX. For HDMI2.0 extend as if the clock rate extended instead of its actual method, clock 1/10 DR and not 1/40 DR.	F0h	42h	Read only
1Eh	If I2C_DR_CTL = 0 the value is $0Fh \rightarrow If$ DDC_AUX_DR_SEL = 0 the value is $0Fh$ If I2C_DR_CTL = 1 the value is $1Fh \rightarrow If$ DDC_AUX_DR_SEL = 1 then value is $1Fh$ If I2C_DR_CTL = 0 the value is $0Fh$ If I2C_DR_CTL = 1 the value is $1Fh$	0Fh	0Fh	Read only
1Fh	Reserved	00h	00h	Write/Read
20h	TMDS_OE Bit 0: 0 = TMDS_ENABLED (default) 1 = TMDS_DISABLED Bits 7:1 Reserved	00h	00h	Write/Read
21h	HDMI Pin Control Bit 0 = CEC_EN Enables connection between the HDMI CEC pin connected to the sink and the CONFIG2 pin to the upstream device + $27$ -k $\Omega$ pullup. 0 = CEC_ DISABLED (default) 1 = CEC_ ENABLED Bits 7:1 = RESERVED	00h	00h	Write/Read
22h	Writing a bit pattern to this register that is not defined above may result in an unpredictable I <sup>2</sup> C speed selection, but the adaptor must continue to otherwise work normally. Only applicable when using I <sup>2</sup> C-over-AUX transport 01h = 1Kbps 02h = 5Kbps 04h = 10Kbps 08h = 100Kbps 10h = 400Kbps (RSVD in Dual Mode STND) On read, the dual-mode cable adaptor returns a value to indicate the speed currently in use. The default I2C speed prior to software writing to this register is 100Kbps. Illegal write value shall write register default (08h). This register sets the DDC output DR whether I <sup>2</sup> C-over-AUX or straight DDC	08h	08h	Write/Read
23h-FFh	Reserved	00h	00h	Read

#### 8.5.2 Local I<sup>2</sup>C Interface Overview

The SCL\_CTL and SDA\_CTL pins are used for  $I^2C$  clock and  $I^2C$  data respectively. The SNx5DP159  $I^2C$  interface conforms to the 2-wire serial interface defined by the  $I^2C$  Bus Specification, Version 2.1 (January 2000), and supports the fast mode transfer up to 400 kbps.

The device address byte is the first byte received following the start condition from the master device. The 7-bit device address for the SNx5DP159 device decides by the combination of EQ\_SEL/A0 and HDMI\_SEL/A1. Table 4 clarifies the SNx5DP159 device target address.

A1/A0	SNx5DP159 I <sup>2</sup> C Device Address								ADD
AI/AU	7 (MSB)	6	5	4	3	2	1	0 (W/R)	ADD
00	1	0	1	1	1	1	0	0/1	BC/BD
01	1	0	1	1	1	0	1	0/1	BA/BB

Table 4. I<sup>2</sup>C Device Address Description

**PRODUCT PREVIEW** 



Table 4. I <sup>2</sup> C Device Address Descr	ription (continued)
--	---------------------

A1/A0	SNx5DP159 I <sup>2</sup> C Device Address								
	7 (MSB)	6	5	4	3	2	1	0 (W/R)	ADD
10	1	0	1	1	1	0	0	0/1	B8/B9
11	1	0	1	1	0	1	1	0/1	B6/B7

### 8.5.3 I<sup>2</sup>C Control Behavior

Follow this procedure to write to the SNx5DP159 device I<sup>2</sup>C registers:

- 1. The master initiates a write operation by generating a start condition (S), followed by the SNx5DP159 device 7-bit address and a zero-value W/R bit to indicate a write cycle.
- 2. The SNx5DP159 device acknowledges the address cycle by combination of A0 and A1.
- The master presents the subaddress (I<sup>2</sup>C register within SNx5DP159 device) to be written, consisting of one byte of data, MSB-first.
- 4. The SNx5DP159 device acknowledges the subaddress cycle.
- 5. The master presents the first byte of data to be written to the  $I^2C$  register.
- 6. The SNx5DP159 device acknowledges the byte transfer.
- 7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the SNx5DP159.
- 8. The master terminates the write operation by generating a stop condition (P).

Follow this procedure to read the SNx5DP159 I<sup>2</sup>C registers:

- 1. The master initiates a read operation by generating a start condition (S), followed by the SNx5DP159 7-bit address and a one-value W/R bit to indicate a read cycle.
- 2. The SNx5DP159 device acknowledges the address cycle.
- 3. The SNx5DP159 device transmit the contents of the memory registers MSB-first starting at register 00h.
- 4. The SNx5DP159 device will wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I<sup>2</sup>C master acknowledges reception of each data byte transfer.
- 5. If an ACK is received, the SNx5DP159 device transmits the next byte of data.
- 6. The master terminates the read operation by generating a stop condition (P).

#### NOTE

Upon reset, the SNx5DP159 sub-address will always be set to 0x00. When no subaddress is included in a read operation, the SNx5DP159 subaddress increments from previous acknowledged read or write data byte. If it is required to read from a subaddress that is different from the SNx5DP159 internal subaddress, a write operation with only a subaddress specified is needed before performing the read operation.

Refer to Table 6 for the SNx5DP159 device local I<sup>2</sup>C register descriptions. Reads from reserved fields return 0s and writes are ignored.



#### 8.5.4 I<sup>2</sup>C Control and Status Registers

Reads from reserved fields return 0, and writes to read-only reserved registers are ignored. Writes to reserved registers, which are marked with 'W', produce unexpected behavior. All addresses not defined by this specification are considered reserved. Reads from these addresses return 0 and writes will be ignored.

#### 8.5.4.1 Bit Access Tag Conventions

A table of bit descriptions is typically included for each register description that indicates the bit field name, field description, and the field access tags. The field access tags are described in Table 5.

ACCESS TAG	NAME	DESCRIPTION
R	Read	The field is read by software
W	Write	The field is written by software
S	Set	The field is set by a write of one. Writes of 0 to the field have no effect
С	Clear	The field is cleared by a write of 1. Writes of 0 to the field have no effect
U	Update	Hardware may autonomously update this field
NA	No access	Not accessible or not applicable

#### Table 5. Field Access Tags

#### 8.5.4.2 CSR Bit Field Definitions

#### 8.5.4.2.1 ID Registers

#### **Table 6. ID Registers**

ADDRESS	BIT	DESCRIPTION	ACCESS
00h:07h	7:0	DEVICE_ID These fields return a string of ASCII characters "DP159" followed by three space characters.	R
08h	7:0	REV _ID. This field identifies the device revision. 0000001 – DP159 revision 1	R



### 8.5.4.2.2 Misc Control

#### SN65DP159, SN75DP159 SLLSEJ2-JULY 2015

### Table 7. Misc Control

ADDRESS	BIT	DEFAULT	DESCRIPTION	ACCESS
	7 1'b0		SWAP_EN: This field enables swapping the input main link lanes <b>0 – Disable (default)</b> 1 – Enable Note: field is loaded from SWAP/POL pin; Writes ignored when I2C_EN/PIN = 0	RWU
	6	1'b0	LANE_POLARITY: swaps the input data and clock lanes polarity. <b>0 – Disabled: No polarity swap</b> 1 – Swaps the input data and clock lane polarity Note: field is loaded from SWAP/POL pin; Writes ignored when I2C_EN/PIN = 0. This feature is only valid when in retimer mode.	RWU
	5	1'b0	Reserved	R
09h	4	1'b0	<ul> <li>SIG_EN: This field enables the clock lane activity detect circuitry. Valid when in redriver mode only. When in retimer mode no clock automatically puts device in standby state.</li> <li><b>0</b> – <b>Disable (default); clock detector circuit closed and receiver always works in normal operation.</b></li> <li>1 – Enable: Clock detector circuit will make receiver automatically enter the standby state when no valid data is detected.</li> <li>Note: field is loaded from SIG_EN pin when I2C_EN/PIN = 0 (Writes are ignored)</li> </ul>	RWU
	3	1'b0	PD_EN <b>0 – Normal working (default)</b> 1 – Forced power-down by I <sup>2</sup> C, lowest power state	RW
	2	1'b0	HPD_AUTO_PWRDWN_DISABLE <b>0 – Automatically enters power down mode based on HPD_SNK (default)</b> 1 – Will not automatically enter power mode based upon HPD_SNK	RW
	1:0	2'b10	I2C_DR_CTL. I2C data rate supported for configuring device 00 – 5 kbps 01 – 10 kbps <b>10 – 100 kbps (default)</b> 11 – 400 kbps	RW

**NSTRUMENTS** 

ÈXAS

#### Table 7. Misc Control (continued)

ADDRESS	BIT	DEFAULT	DESCRIPTION	ACCESS					
	7	1'b0	<ul> <li>Application Mode Selection</li> <li>- Source (default) - Set the adaptive EQ mid point to between 6.5 dB and 7.5 dB</li> <li>- Sink - Sets the adaptive EQ starting point to between 12 dB and 13 dB</li> </ul>						
	6	1'b0	IPDSNK_GATE_EN: This field sets the functional relationship between HPD_SNK and IPD_SRC. IPD_SRC. - HPD_SNK passed through to the HPD_SRC (default) - HPD_SNK will not pass through to the HPD_SRC.						
	5	1'b1	EQ_ADA_EN: this field enables the equalizer working state. 0 – Fixed EQ <b>1 – Adaptive EQ (default)</b> Writes are ignored when I2C_EN/PIN = 0	RWU					
	4	1'b1	EQ_EN: this field enables the receiver equalizer. 0 – EQ disabled 1 – EQ enable (default)	RW					
0Ah	3	1'b1	AUX_BRG_EN: this field enable the AUX bridge working. <b>This is only valid for the 48-pin</b> <b>package.</b> 0 – AUX bridge disable <b>1 – AUX bridge enable (default)</b>	RWU					
	2	1'b0	APPLY_RXTX_CHANGES, Self clearing write-only bit. Writing a 1 to this bit will apply new slew, tx_term, twpst1, eqen, eqadapten, swing, eqftc, eqlev settings to the clock and data lanes. Writes to the respective registers do not take immediate effect. This bit does not need to be written if I <sup>2</sup> C configuration occurs while OE or hpd_sink are low, I <sup>2</sup> C power down is active or there is no HDMI clock applied and sig_en is high.	W					
	1:0	2'b01	<ul> <li>DEV_FUNC_MODE: This field selects the device working function mode.</li> <li>00 – Redriver mode across full range 250 Mbps to 6 Gbps</li> <li>01 - Automatic redriver to retimer crossover at 1.0 Gbps (default)</li> <li>10 - Automatic retimer for HDMI2.0</li> <li>11 - Retimer mode across full range 250 Mbps to 6 Gbps</li> <li>When moving between the different modes, the device needs to toggle the power setting from 1 to 0, then back to 1, for proper initializing of the crossover mode.</li> </ul>	RW					

**Mode Selection Definition:** This bit lets the receiver know where the device is located in a system for the purpose of centering the AEQ point. The SNx5DP159 is targeting the source application, so the default value is 0, which will center the EQ at 6.5 to 7.5 dB depending upon TMDS\_CLOCK\_RATIO\_STATUS value, see Table 9. If the SNx5DP159 is in a dock or sink application, the value should be changed to a value of 1, which will center the EQ at 12 to 13 dB depending upon TMDS\_CLOCK\_RATIO\_STATUS value.



#### 8.5.4.2.3 HDMI Control

SN65DP159, SN75DP159
SLLSEJ2-JULY 2015

#### Table 8. HDMI Control

ADDRESS	BIT	DEFAULT	DESCRIPTION	ACCESS
	7:6	2'b00	SLEW_CTL[1:0]. Slew rate control.2'00 is fastest and 2'b11 is slowest Writes ignored when I2C_EN/PIN = 0	RWU
	5	1'b0	HDMI_SEL: Contro; Writes ignored when I2C_EN/PIN = 0I <b>0 – HDMI (default)</b> 1 – DVI	
	4:3	2'b00	$\label{eq:transformation} \begin{array}{l} TX_TERM_CTL[1:0]\text{: Controls termination for HDMI TX} \\ \textbf{00} &- \textbf{No termination} \\ \texttt{01} &- \texttt{150 to 300 } \Omega \\ \texttt{10} &- Reserved \\ \texttt{11} &- \texttt{75 to 150 } \Omega \\ \texttt{Note: Reflects the value of the TX}_TERM_CTL pin\text{; Writes ignored when I2C}_EN/PIN = 0 \end{array}$	RWU
0Bh	2	1'b0	Reserved	R
UDIT -	1	1'b0	<ul> <li>TMDS_CLOCK_RATIO_STATUS: This field is updated from snoop of I<sup>2</sup>C write to slave address 0xA8 offset 0x20 bit 1 that occurred on the SDA_SRC/SCL_SRC interface. When bit 1 of address 0xA8 offset 0x20 is written to a 1'b1, then this field will be set to a 1'b1. When bit 1 of address 0xA8 offset 0x20 is written to a 1'b0, then this field will be set to a 1'b0. This field is reset to the default value whenever HPD_SNK is de-asserted for greater than 2 ms.</li> <li><b>0 - TMDS clock is 1/10 of TMDS bit period (default)</b></li> <li>1 - TMDS clock is 1/40 of TMDS bit period</li> </ul>	RWU
	0	1'b0	DDC_TRAIN_SET: This field indicates the DDC training block function status. If disabled, the device can only work at the HDMI1.4b[2] or DVI mode <b>0 – DDC training enable (default)</b> 1 – DDC training disable Note: If this bit is low writing a 1 to reg0Bh[1] will force the 1/40 mode.	RW
	7:5	3'b000	VSWING_DATA: Data output swing control <b>000 – Vsadj set</b> 001 – Increase by 7% 010 – Increase by 14% 011 – Increase by 21% 100 – Decrease by 30% 101 – Decrease by 21% 110 – Decrease by 14% 111 – Decrease by 7%	RW
0Ch	4:2	3'b000	VSWING_CLK: Clock Output Swing Control <b>000 - Set by DR (&lt; 3.4 Gbps or &gt; 3.4 Gbps (HDMI2.0))</b> 001 - Increase by 7% 010 - Increase by 14% 011 - Increase by 21% 100 - Decrease by 20% 101 - Decrease by 21% 110 - Decrease by 14% 111 - Decrease by 7% Note: Default is set by DR, which means standard based swing values but this allows for the swing to be overridden by selecting one of these values	RW
	1:0	2'b00	HDMI_TWPST1[1:0]. HDMI de-emphasis FIR post-cursor-1 signed tap weight. <b>00 – No de-emphasis</b> 01 – 2 dB de-emphasis 10 – Reserved 11 – Reserved	RWU

### 8.5.4.2.4 Equalization Control Register

ADDRESS	BIT	DEFAULT	DESCRIPTION	ACCESS
	7:6	2'b00	Reserved	RW
0Dh	5:3	1'b000	Data Lane EQ – Sets fixed EQ values           HDMl1.4b[2]         HDMl2.0[3]           000 – 0 dB         000 – 0 dB           001 – 4.5 dB         001 – 3 dB           010 – 6.5 dB         010 – 5 dB           011 – 8.5 dB         011 – 7.5 dB           100 – 10.5 dB         100 – 9.5 dB           101 – 12 dB         101 – 11 dB           110 – 14 dB         110 – 13 dB           111 – 16.5 dB         111 – 14.5 dB	RW
	2:1	1'b00	Clock Lane EQ - Sets fixed EQ values           HDMI1.4b[2]         HDMI2.0[3]           00 - 0 dB         00 - 0 dB           01 - 1.5 dB         01 - 1.5 dB           10 - 3 dB         10 - 3 dB           11 - RSVD         11 - 4.5 dB	RW
	0	1'b0	0 – Clock VOD is half the set value when TMDS_CLOCK_RATIO_STATUS states in HDMI2.0 mode 1 – Disables TMDS_CLOCK_RATIO_STATUS control of the clock VOD so the output swing is full swing	RW

### Table 9. Equalization Control Register

#### 8.5.4.2.5 EyeScan Control Register

### Table 10. EyeScan Control Register

ADDRESS	BITS	DEFAULT	DESCRIPTION	ACCESS
	7:4	4'b0000	PV_SYNC[3:0]. Pattern timing pulse. This field is updated for 8UI once every cycle of the PRBS generator. 1 bit per lane.	R
0Eh	3:0	4'b0000	PV_LD[3:0]. Load pattern-verifier controls into RX lanes. When asserted high, the PV_TO, PV_SEL, PV_LEN, PV_CP20, and PV_CP values are enabled into the corresponding RX lane. These values are then latched and held when PV_LD[n] is subsequently de-asserted low. 1 bit per lane.	RWU
OFh	7:4	4'b0000	PV_FAIL[3:0]. Pattern verification mismatch detected. 1 bit per lane.	RU
0Fh	3:0	4'b0000	PV_TIP[3:0]. Pattern search/training in progress. 1 bit per lane.	RU
	7	1'b0	PV_CP20. Customer pattern length 20 or 16 bits. <b>0 – 16 bits</b> 1 – 20 bits	RW
	6	1'b0	Reserved	R
10h	5:3	3'b000	PV_LEN[2:0]. PRBS pattern length <b>000 - PRBS7</b> 001 - PRBS11 010 - PRBS23 011 - PRBS31 100 - PRBS15 101 - PRBS15 110 - PRBS20 111 - PRBS20	RW
	2:0	3'b000	PV_SEL[24:0]. Pattern select control <b>000 – Disabled</b> 001 – PRBS 010 – Clock 011 – Custom 1xx – Timing only mode with sync pulse spacing defined by PV_LEN	RW
11h	7:0	'h00	PV_CP[7:0]. Custom pattern data.	RW
12h	7:0	'h00	PV_CP[15:8]. Custom pattern data.	RW

Copyright © 2015, Texas Instruments Incorporated



SN65DP159, SN75DP159
SLLSEJ2-JULY 2015

**PRODUCT PREVIEW** 

ADDRESS	BITS	DEFAULT	DESCRIPTION	ACCESS		
10	7:4	4'b0000	Reserved	R		
13h	3:0	4'b0000	PV_CP[19:16]. Custom pattern data. Used when PV_CP20 = 1'b1.	RW		
14h 7:3 5		5'b00000	Reserved	R		
14n	2:0	3'b000	PV_THR[2:0]. Pattern-verifier retain threshold.	RW		
	7	1'b0	DESKEW_CMPLT: Indicates TMDS lane deskew has completed when high			
	6:5	2'b00	Reserved	R		
15h	4	1'b0	BERT_CLR. Clear BERT counter (on rising edge).	RSU		
	3	1'b0	TST_INTQ_CLR. Clear latched interrupt flag.	RSU		
	2:0	3'b000	TST_SEL[2:0]. Test interrupt source select.	RW		
	7:4	4'b0000	PV_DP_EN[3:0]. Enabled datapath verified based on DP_TST_SEL, 1 bit per lane.	RW		
	3	1'b0	Reserved	R		
16h	2:0	3'b000	DP_TST_SEL[2:0] Selects pattern reported by BERT_CNT[11:0], TST_INT[0] and TST_INTQ[0]. PV_DP_EN is non-zero 000 - TMDS disparity or data errors 001 - FIFO errors 010 - FIFO overflow errors 011 - FIFO underflow errors 100 - TMDS deskew status 101 - Reserved 110 - Reserved 111 - Reserved	RW		
7:4 4'b0000 T		4'b0000	TST_INTQ[3:0]. Latched interrupt flag. 1 bit per lane			
17h	3:0	4'b0000	TST_INT[3:0]. Test interrupt flag. 1 bit per lane.			
18h	7:0	'h00	BERT_CNT[7:0]. BERT error count. Lane 0	RU		
4.04	7:4	4'b0000	Reserved	R		
19h	3:0	4'b0000	BERT_CNT[11:8]. BERT error count. Lane 0	RU		
1Ah	7:0	'h00	BERT_CNT[19:12]. BERT error count. Lane 1	RU		
	7:4	4'b0000	Reserved	R		
1Bh	3:0	4'b0000	BERT_CNT[23:20]. BERT error count. Lane 1			
1Ch	7:0	'h00	BERT_CNT[31:24]. BERT error count. Lane 2	RU		
	7:4	4'b0000	Reserved	R		
1Dh	3:0	4'b0000	BERT_CNT[35:32]. BERT error count. Lane 2	RU		
1Eh	7:0	'h00	BERT_CNT[19:12]. BERT error count. Lane 3	RU		
	7:4	4'b0000	Reserved	R		
1Fh	3:0	'h00	BERT_CNT[23:20]. BERT error count. Lane 3	RU		
	7:4	4'b0000	Reserved	R		
	3	1'b1	AUX_TX_SR Slew Rate Control for AUX Output	RW		
20h	2:0	3'b010	AUX_SWING; Swing Control for AUX Output 000 - 270 mV 001 - 355 mV 010 - 450 mV 011 - 535 mV 100 - 625 mV 101 - 710 mV 110 - 800 mV 111 - Not allowed	RW		

9

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

### 9.1.1 Use Case of SNx5DP159

SNx5DP159 can be used on the mother board and dongle application. The following use case diagrams show the connection of AUX and DDC between source side and sink side. The control pin pull up and pull down resistors are shown from reference. If a high is needed only use the pull up. If a low is needed only use the pull down. If mid level is to be selected do not use either resistors and leave the pin floating/No connect. The 6.5 K $\Omega$  Vsadj resistor value shown is explained further in the compliance section.




Figure 30. Implementation for Mother Board 1



#### **Application Information (continued)**

Figure 30 shows the original connection of SNx5DP159 on mother board through the DDC channel. The DDC DR default is 100 kHz and is capable to adjust to 400 kHz.






Figure 31 shows the connection of AUX-only GPU connects with the SNx5DP159. The only RGZ package SNx5DP159 can fit this application. The control pin pull up and pull down resistors are shown from reference. If a high is needed only use the pull up. If a low is needed only use the pull down. If mid level is to be selected do not use either resistors and leave the pin floating/No connect.



### **Application Information (continued)**






Figure 32 shows the SNx5DP159 in the dongle application. It uses the unified structure on DisplayPort connector. SNx5DP159 has to identify if the signal comes from DDC or from AUX in I<sup>2</sup>C-over-AUX format. Due to the AUX channel needed, use only the RGZ package for this application.

#### 9.1.2 DDC Pullup Resistors

#### NOTE

This section is for information only and subject to change depending upon system implementation.

The pullup resistor value is determined by two requirements:

- 1. The maximum sink current of the  $I^2C$  buffer:
- The maximum sink current is 3 mA or slightly higher for an I<sup>2</sup>C driver supporting standard-mode I<sup>2</sup>C[4] operation.

#### **Application Information (continued)**

$$R_{up(min)} = \frac{VCC}{Isink}$$

2. The maximum transition time on the bus:

The maximum transition time, T, of an  $I^2C$  bus is set by an RC time constant, where R is the pullup resistor value, and C is the total load capacitance. The parameter, k, can be calculated from Equation 3 by solving for t, the times at which certain voltage thresholds are reached. Different input threshold combinations introduce different values of t. Table 11 summarizes the possible values of k under different threshold combinations.

$$T = k \times RC$$

$$V(t) = VCC \times \left(1 - e^{\frac{-t}{RC}}\right)$$

(3)

(2)

(1)

				•	•		•		
V <sub>th-</sub> \V <sub>th+</sub>	0.7 V <sub>CC</sub>	0.65 V <sub>CC</sub>	0.6 V <sub>CC</sub>	0.55 V <sub>CC</sub>	0.5 V <sub>CC</sub>	0.45 V <sub>CC</sub>	0.4 V <sub>CC</sub>	0.35 V <sub>CC</sub>	0.3 V <sub>CC</sub>
0.1 VCC	1.0986	0.9445	0.8109	0.6931	0.5878	0.4925	0.4055	0.3254	0.2513
0.15 VCC	1.0415	0.8873	0.7538	0.6360	0.5306	0.4353	0.3483	0.2683	0.1942
0.2 VCC	0.9808	0.8267	0.6931	0.5754	0.4700	0.3747	0.2877	0.2076	0.1335
0.25 VCC	0.9163	0.7621	0.6286	0.5108	0.4055	0.3102	0.2231	0.1431	0.0690
0.3 VCC	0.8473	0.6931	0.5596	0.4418	0.3365	0.2412	0.1542	0.0741	

Table 11. Value k Upon Different Input Threshold Voltages

From Equation 1,  $R_{up(min)} = 5.5 \text{ V} / 3 \text{ mA} = 1.83 \text{ k}\Omega$  to operate the bus under a 5-V pullup voltage and provide less than 3 mA when the I<sup>2</sup>C device is driving the bus to a low state. If a higher sink current, for example 4 mA, is allowed,  $R_{up(min)}$  can be as low as 1.375 k $\Omega$ .

If DDC is working at a standard mode of 100 Kbps, the maximum transition time, T, is fixed, 1  $\mu$ s, and using the k values from Table 11, the recommended maximum total resistance of the pullup resistors on an I<sup>2</sup>C bus can be calculated for different system setups. If DDC is working in a fast mode of 400 kbps, the transition time should be set at 300 ns, according to I<sup>2</sup>C[4] specification.

To support the maximum load capacitance specified in the HDMI specification,  $C_{cable(max)} = 700 \text{ pF}$ ,  $C_{source} = 50 \text{ pF}$ ,  $C_i = 50 \text{ pF}$ , and  $R_{(max)}$  can be calculated as shown in Table 12.

V <sub>th-</sub> \V <sub>th+</sub>	0.7 V <sub>CC</sub>	0.65 V <sub>CC</sub>	0.6 V <sub>CC</sub>	0.55 V <sub>CC</sub>	0.5 V <sub>CC</sub>	0.45 V <sub>CC</sub>	0.4 V <sub>CC</sub>	0.35 V <sub>CC</sub>	0.3 V <sub>CC</sub>	UNIT
0.1 VCC	1.14	1.32	1.54	1.8	2.13	2.54	3.08	3.84	4.97	kΩ
0.15 VCC	1.2	1.41	1.66	1.97	2.36	2.87	3.59	4.66	6.44	kΩ
0.2 VCC	1.27	1.51	1.8	2.17	2.66	3.34	4.35	6.02	9.36	kΩ
0.25 VCC	1.36	1.64	1.99	2.45	3.08	4.03	5.6	8.74	18.12	kΩ
0.3 VCC	1.48	1.8	2.23	2.83	3.72	5.18	8.11	16.87	—	kΩ

 Table 12. Pullup Resistor Upon Different Threshold Voltages and 800-pF Loads

To accommodate the 3-mA drive current specification, a narrower threshold voltage range is required to support a maximum 800-pF load capacitance for a standard-mode I<sup>2</sup>C bus.

## 9.2 Typical Application




Figure 33. Implementation for Mother Board 1 Schematic

#### 9.2.1 Design Requirements

The SNx5DP159 can be designed into many types of applications. All applications have certain requirements for the system to work properly. Two voltage rails are required to support the lowest possible power consumption. The OE pin must have a 0.1- $\mu$ F capacitor to ground. This pin can be driven by a processor but the pin needs to change states after voltage rails have stabilized. Configure the device by using I<sup>2</sup>C. Pin strapping is provided as I<sup>2</sup>C is not available in all cases. Because sources may have different naming conventions, confirm the link between the source and the SNx5DP159 is correctly mapped. A swap function is provided for the input pins in case signaling is reversed between the source and the device. For the control pins the values provided below are when they are being controlled by a micro-controller. If this is not the case then using the 65 k $\Omega$  for a pull up for high, pulled down for low, and left floating for mid level.

DESIGN PARAMETER	VALUE
V <sub>CC</sub>	3.3 V
V <sub>DD</sub>	1.1 V
Main link input voltage	$V_{ID} = 0.15$ to 1.4 Vpp
Control pin Low	65 kΩ pulled to GND
Control pin Mid	No Connect
Control pin High	65 kΩ pulled to 3.3V
Vsadj resistor	7.06 kΩ
Main link AC decoupling capacitor	75 to 200 nF, recommend 100 nF


#### **Table 13. Design Parameters**

#### 9.2.2 Detailed Design Procedure

The SNx5DP159 is a signal conditioner that provides AC coupling to DC coupling level shifting, to support Dual Mode DisplayPort-capable GPUs or GPUs with AC-coupled drive capability to support HDMI or DVI connectors and compliance. Signal conditioning is accomplished using receiving adaptive equalizer, retiming, and output driver configurability. The transmitter drives 2 to 3 inches of board trace and connector.

Designing in the SNx5DP159 requires the following:

- Determine the loss profile between the GPU and the HDMI/DVI connector.
- Based upon the loss profile and signal swing, determine the optimal location for the SNx5DP159, to pass electrical compliance.
- Use the typical application drawings in *Use Case of SNx5DP159* for information on using the AC coupling capacitors and control pin resistors.
- The DP159 has a receiver adaptive equalizer but can also be configured using the EQ\_SEL control pin.
- Set the VOD, pre-emphasis, termination, and edge rate levels to support compliance by using the appropriate Vsadj resistor value and by setting the PRE\_SEL, SLEW\_CTL, and TX\_TERM\_CTL control pins.
- The thermal pad must be connected to ground.
- See the schematics in Application Information on recommended decouple capacitors from Vcc pins to ground.



### 9.2.3 Application Curve

Figure 34. 5.94 Gbps Compliance Eye Mask

### 9.3 System Example

#### 9.3.1 Compliance Testing

Compliance testing is very system design specific. Properly designing the system and configuring the SNx5DP159 can help pass transmitter compliance for the system. The following information is the starting point to help prepare for compliance test. As each system is different there are many features in the DP159 to help tune the circuit. These include  $V_{OD}$  adjust by changing the Vsadj resistor value or using l<sup>2</sup>C. Other knobs to turn are pre/de-emphasis and slew rate control. Passing both HDMI2.0 and HDMI1.4b compliance is easier to accomplish when using l<sup>2</sup>C.

#### For the SNx5DP159RGZ:

#### Pin Strapping

HDMI2.0 & HDMI1.4b Vsadj Resistor = 7.06 k $\Omega$ PRE\_SEL = NC for 0 dB TX\_TERM\_CTL = NC for Auto Select SLEW\_CTL = L

#### I<sup>2</sup>C Control

HDMI2.0 & HDMI1.4b Vsadj Resistor = 7.06 k $\Omega$ PRE\_SEL = Reg0Ch[1:0] = 00 (Labeled HDMI\_TWPST)

- TX\_TERM\_CTL =
- Reg0Bh[4:3] =  $00 \rightarrow$  No term; HDMI1.4b < 2Gbps (This may be best value for all HDMI1.4b)
- Reg0Bh[4:3] = 01  $\rightarrow$  150 to 300  $\Omega$ ; HDMI1.4b > 2Gbps
- Reg0Bh[4:3] = 11  $\rightarrow$  75 to 150  $\Omega$ ; HDMI2.0
- $SLEW_CTL = Reg0Bh[7:6] = 10$

### For the SNx5DP159RSB:

#### **Pin Strapping**

HDMI2.0 & HDMI1.4b Vsadj Resistor =  $6.5 \text{ k}\Omega$ PRE\_SEL = L for -2 dB TX\_TERM\_CTL = NC for Auto Select SLEW CTL = L

#### l<sup>2</sup>C

HDMI2.0 Vsadj Resistor =  $6.5 \text{ k}\Omega$ PRE\_SEL = Reg0Ch[1:0] = 01 (Labeled HDMI\_TWPST) TX\_TERM\_CTL = Reg0Bh[4:3] = 11 SLEW\_CTL = Reg0Bh[7:6] = 10

#### HDMI1.4b

Vsadj Resistor = 6.5 kΩ VSWING\_DATA & VSWING\_CLK to -7% = Reg0Ch[7:2] = 111111 PRE\_SEL = Reg0Ch[1:0] = 00: (Labeled HDMI\_TWPST) TX\_TERM\_CTL: Reg0Bh[4:3]

- <2Gbps = 00 for no termination (This may be best value for all HDMI1.4b)
- >2Gbps and < 3.4Gbps = 01 for 150 to 300  $\Omega$
- $SLEW_CTL = Reg0Bh[7:6] = 10$



## **10** Power Supply Recommendations

#### **10.1** Power Management

To minimize the power consumption of customer application, SNx5DP159 used the dual power supply.  $V_{CC}$  is 3.3 V with 10% range to support the I/O voltage. The  $V_{DD}$  is 1.00 to 1.27 V range to supply the internal digital control circuit. SNx5DP159 operates in four different working states. See Table 14 for conditions for each mode. When OE is deasserted and then reasserted the device will rest to its default configurations. If different configurations were programmed using I<sup>2</sup>C then the device will have to be reprogrammed.

- Power-down mode:
  - OE = Low puts the device into its lowest power state by shutting down all function blocks
    - When OE is re-asserted the transitions from  $L \rightarrow H$  will create a reset and if the device is programmed through I<sup>2</sup>C it will have to be reprogrammed.
    - OE = High, HPD\_SNK = Low
    - Writing a 1 to register 09h[3]
  - Standby mode: HPD\_SNK = High but no valid clock signal detect on clock lane.
- Normal operation: Working in redriver or retimer
- When HPD asserts, the device CDR and output will enable based on the signal detector circuit result
- HPD\_SRC = HPD\_SNK in all conditions. The HPD channel operational when V<sub>CC</sub> over 3 V.

#### NOTE

When the SNx5DP159 is put into a power down state using the OE pin the I<sup>2</sup>C registers are cleared. The TMDS\_CLOCK\_RATIO bit will be cleared in all power down states. If cleared and HDMI2.0 resolutions are to be supported, the SNx5DP159 expects the source to write a 1 to this bit location. If this does not happen the PLL will not be set properly and no video may be evident.

When HPD asserts, the device CDR and output enable based on the signal detector circuit result.

	I	NPUTS <sup>(1)</sup>		STATUS							
HPD_SNK	OE	SIG_EN	IN_CLK	Data Rate	HPD_SRC	IN_Dx	SDA_CTL SCL_CTL	OUT_Dx OUT_CLK	DDC	AUX_SRC± (48 PIN ONLY)	MODE
н	L	H or L	х	х	н	High-Z	Disabled	High-Z	Disabled	Disable	Power-down mode
L	н	H or L	x	х	L	High-Z	Active	High-Z	Disabled	Disable	Power-down mode
н	н	H or L	x	х	н	High-Z	Active	High-Z	Disabled	Disable	Power-down mode when a one is written to 09h[3]
н	н	H (no valid signal)	No valid TMDS clock	Redriver Mode	Н	D0-D2 disabled IN_CLK active	Active	High-Z	Active	Active	Standby mode (Squelch waiting)
н	н	H or L (no valid signal)	No valid TMDS clock	Retimer mode	н	D0-D2 disabled IN_CLK active	Active	High-Z	Active	Active	Standby mode (Squelch waiting)
н	н	L (valid signal)	Valid TMDS clock	Redriver mode	н	RX active	Active	TX active	Active	Active	Normal operation
н	н	H (Valid signal)	Valid TMDS clock	Redriver mode	н	RX active	Active	TX active	Active	Active	Normal operation
н	н	H or L (Valid signal)	Valid TMDS clock	Retimer mode	н	RX active	Active	TX active	Active	Active	Normal operation

Table 14. Control Logic and Mode of Operation

(1) L = LOW, H = HIGH



TMDS output termination control impacts the operating power.

## 11 Layout

### 11.1 Layout Guidelines

TI recommends to use at a minimum a four layer stack up to accomplish a low-EMI PCB design. TI recommends six layers because the SNx5DP159 is a two voltage rail device.

- Routing the high-speed input DisplayPort traces and TMDS output traces on the top layer avoids the use of
  vias (and the introduction of their inductances) and allows for clean interconnects from the HDMI connectors
  to the repeater inputs and from the repeater output to the subsequent receiver circuit. It is important to match
  the electrical length of these high speed traces to minimize both inter-pair and intra-pair skew.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- If an additional supply voltage plane or signal layer is needed, add a second power / ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the highfrequency bypass capacitance significantly.
- The control pin pullup and pulldown resistors are shown in application section for reference. If a high is needed only use the pull up. If a low is needed only use the pull down. If mid level is to be selected do not use either resistors and leave the pin floating/No connect.




Figure 35. Recommended 4- or 6-Layer Stack for a Receiver PCB Design






Figure 36. Layout Example for the DP159RSB



### Layout Examples (continued)




Figure 37. Layout Example for the DP159RGZ

### **11.3 Thermal Considerations**

On a high-K board: TI recommends to solder the PowerPAD<sup>™</sup> onto the thermal land. A thermal land is the area of solder-tinned-copper underneath the PowerPAD package. On a high-K board, the SNx5DP159 device can operate over the full temperature range by soldering the PowerPAD onto the thermal land without vias.

On a low-K board: For the device to operate across the temperature range on a low-K board, a 1-oz Cu trace connecting the GND pins to the thermal land must be used. A simulation shows  $R_{\theta JA} = 100.84$ °C/W allowing 545-mW power dissipation at 70°C ambient temperature.

A general PCB design guide for PowerPAD packages is provided in *PowerPAD Thermally Enhanced Package*, SLMA002.



### **12** Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN65DP159	Click here	Click here	Click here	Click here	Click here
SN75DP159	Click here	Click here	Click here	Click here	Click here

#### Table 15. Related Links

#### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

The documents identified in this section are referenced within this data sheet. Most references within the data sheet use the text identified within the brackets [Document Tag], instead of the complete document title to simplify the text.

- (1) [Dual Mode] VESA DisplayPort Dual-Mode Standard Version 1.1, February 8, 2013
- (2) [HDMI1.4b] High-Definition Multimedia Interface Specification Version 1.4b, October, 2011
- (3) [HDMI2.0] High-Definition Multimedia Interface Specification Version 2.0a, March, 2015
- (4) [I<sup>2</sup>C] The I<sup>2</sup>C-Bus specification version 2.1, January, 2000
- (5) [HDMI1.4b CTS] High-definition Multimedia Interface CTS for Version 1.4b October, 2011
- (6) [HDMI2.0 CTS] High-definition Multimedia Interface CTS for Version 2.0 April, 2014

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. DisplayPort is a trademark of VESA. All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN65DP159RGZR	PREVIEW	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DP159	
SN65DP159RGZT	PREVIEW	VQFN	RGZ	48	250	TBD	Call TI	Call TI	-40 to 85	DP159	
SN65DP159RSBR	PREVIEW	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DP159	
SN65DP159RSBT	PREVIEW	WQFN	RSB	40	250	TBD	Call TI	Call TI	-40 to 85	DP159	
SN75DP159RGZR	PREVIEW	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	DP159	
SN75DP159RGZT	PREVIEW	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	DP159	
SN75DP159RSBR	PREVIEW	WQFN	RSB	40	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	DP159	
SN75DP159RSBT	PREVIEW	WQFN	RSB	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	DP159	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



29-Jul-2015

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.


D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-220.



# **MECHANICAL DATA**



- B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated